Abstract The traditional SSHI circuit forms a resonant loop to salvage the charges that would otherwise be wasted. However, the quality factor of the loop would be low. This brief presents a triple-bias parallel SSHI rectifier, which can effectively enhance the power extraction capability from the piezoelectric (PE) transducer. The circuit has a low complexity and is easy to integrate, which can convert the original one voltage flipping into a triple per half cycle, thereby improving the voltage flipping ratio for low quality factor. The experimental results show that, compared to the traditional SSHI circuit, the power obtained by the load is boosted up to 1.23 X.
Introduction
Due to the advantages of high power density, versatile shape and good compatibility with miniaturization, piezoelectric (PE) transducer has been widely used in vibration energy harvesting [1] for applications such as wireless sensor nodes (WSNs) [2] . Advanced technology has strongly promoted the development of on-chip self-powered microsystems such as Piezoelectric Micro-ElectroMechanical Systems (PiezoMEMS) for the next generation [3, 4] . However, the internal capacitor of the PE transducer poses a unique challenge to the design of the PE energy harvesting circuit.
Let's assume the dotted capacitor C b is shorted now. Fig. 1 shows a typical parallel SSHI rectifier, consisting of a synchronized switch harvesting on inductor (SSHI) circuit, and full-bridge rectifier. The SSHI circuit can significantly enhance the power extraction from the small-scale PE transducer [5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16] . The reason is that the SSHI circuit forms the resonant loop (L-C P -SW-L) can salvage the charges in the capacitor C P that would otherwise be wasted. To further reduce the loss, [17, 18, 19, 20, 21] adopt the active diodes for the rectification instead of passive ones. However, the efficiency of the SSHI circuit is sensitive to the quality factor Q of the loop, which results in the voltage can not be completely flipped [14] . Recently, some researchers paid attention to this issue and reported several improved schemes.
The scheme that converts the original one voltage flipping into a multiple per half cycle has attracted the interest. Liang et al. in [22] proposed the conceptual circuit, and then the circuit was visualized in [23, 24] . The circuit was implemented using discrete components, so it is not easy to be simplified and integrated. Du et al. in [25, 26] used the switched-capacitor circuit across the PE transducer to achieve multiple voltage flipping. Due to without using the inductor in the loop, the energy losses are relatively large. Chen et al. in [27] fully integrated the rectifier with multiple voltage flipping. The common in [23, 24, 25, 26, 27] is essential to the insertion of the appropriate dashed capacitor C b with initial voltage as shown in Fig. 1 into the loop, to convert single voltage flipping into a multiple.
This brief presents a triple-bias parallel SSHI rectifier, which adopts switched-capacitors and active diodes. The circuit can realize voltage flipping with the triple-bias. As the rectification and voltage flipping do not overlap in time, it is feasible to share the switches that originally used for the rectification (i.e., transferring energy into the load) for the SSHI operation. Furthermore, only one switch in series with one capacitor across one upper arm of full-bridge topology, without any other components, the circuit is simple and hence low complexity.
Preliminaries
We modeled the PE transducer using lumped parameters [28] and further simplify the model as shown in Fig. 1 due to low C P [29] . Consider the diodes in full-bridge rectifier are ideal and the load filter capacitor is relative large with Fig. 2(a) shows the key waveforms of SSHI schemes with a single-bias of 0 V (typical SSHI) and the triple-bias for voltage flipping during steady state operation, including voltage v BA and current i P (see Fig. 1 ). To distinguish between the schemes, the close-up views of the waveforms of the inductor current i L and voltage v BA are shown in Fig. 2(a) . As can be seen in Fig. 2(a) , an important point is that the voltage v BA drops from V rect to ÀV f rather than to ÀV rect , which implies the voltage can not be completely flipped for both schemes. However, unlike the single-bias scheme, the triple-bias scheme converts the original one voltage flipping into a triple per half cycle. In steady state, the features of the triple-bias scheme can be summarized as follows: 1) once the small voltage flipping is performed each time, the current i L just happens to have a half wave, 2) the value of the capacitor voltage v b is not constant, and is the function of the peak inductor current of i L , 3) the number of voltage bias v b is the same as that of voltage flips, and 4) the voltage v BA is flipped sequentially one by one till the last one. Therefore, the SSHI scheme with the single-bias is a special case of with the triple-bias. Fig. 2(b) is an equivalent resonant circuit formed and used by the SSHI circuit with the triple-bias. The capacitor C P , the inductor L and the switch SW shown in Fig. 2(b) are also shown in Fig. 1 . Here, R is the total parasitic resistance along the resonant loop, and C b is the inserted capacitor with an initial voltage. The value of the C b is relatively large such that the voltage v b does not change much during the voltage flipping, and hence it behaves like a voltage source. Assume that the switch SW is OFF and 
Where
(1), we know that the voltage V b sets the bias voltage for oscillation and also determines a voltage flipping magnitude. Referring to Fig. 2(a) , we can define the voltage flipping ratio q F as
Here, note that V f is the final flipped voltage regardless of how many times the voltage is flipped in each half cycle, i.e., the voltage difference ÁV between ideal and actual for the flipped voltage is V rect À jV f j after completing the whole process of voltage flipping. The range of the value q F is 0 < q F < 1. The energy losses during the process can be expressed as
From Equ. (3), we know the larger q F , and lower energy losses E loss per half cycle.
For the E loss , the comparative analysis between the SSHI schemes with the single-bias and the triple-bias is as follows. For both cases, assume that the resonant circuit in use has the same quality factor Q. As shown in Fig. 2(a) , suppose that the voltage v BA is flipped from initial voltage V rect for both schemes. For relatively large Q, the voltage flipping ratio q F;SB for the SSHI with the single-bias is readily obtained as [14] q F;SB ¼ e
As
, q F;SB is only related to the characteristic of the resonant loop, i.e., Q.
According to the Ericsson cycles, if each voltage flipping keeps the same, then the efficiency is the best. So, under the assumption of the same Q used for the loop, the voltage flipping ratio q F;MB for the triple-bias SSHI, i.e., the ratio of voltage span for the voltage v BA before crossing the zero point to after crossing the zero point, is readily obtained as
Due to 0 < q F;SB < 1, we can get q F;MB > q F;SB . Therefore, compared to with the single-bias, the SSHI with the triplebias improve the voltage flipping q F and hence lower energy losses E loss per half cycle.
3. Proposed triple-bias parallel SSHI rectifier Fig. 3(a) shows the design of the triple-bias parallel SSHI rectifier, which consists of an inductor (L), four switches (S 1 -S 4 ), two capacitors (C 1 -C 2 ) and two active diodes (D 1 -D 2 ) . The active diode is composed of a comparator and an NMOS as shown in the dashed box in Fig. 3(a) . Compared to the passive diode, the advantage of using the active diode is less voltage drop and hence smaller conduction losses when the current flows through it. However, the active diodes have some non-ideal factors and consume the power. Hence, from a practical point of view, it is prudent to design the active diode and not lose too much in terms of efficiency. More detail for non-ideal cases refers to [30] . Note that the capacitors C L , C 1 and C 2 are large to remain relatively stable voltages. For the sake of the illustration, suppose that the signal (i.g. the signal S 1 in Fig. 3(b) ) is high to turn on the corresponding switch (i.g. the switch S 1 in Fig. 3(a) ), and vice versa. The operation refers to the waveforms in Fig. 3(b) . Before t 0 , the switch S 2 is ON, the active diode D 1 is turned on, other switches S 1 , S 3 , and S 4 are OFF, and the current i P flows into the load R L via D 1 -Transducer-S 2 . Now, when i P asymptotically closes to the zero point, the D 1 is turned off. This leads that the S 3 is ON, the node voltage at A is pulled up to v rect À v c1 , and the first resonant loop (S 3 -C 1 -Transducer-S 2 -L-S 3 ) is formed. The partial energy stored in C P is transferred to the inductor L, and then the inductor energy is transferred back to C P , which results in a sharp drop voltage of v BA . Owing to the capacitor C 1 in the loop, the voltage v BA is flipped based on the bias-voltage of v c1 . Once the loop current i L returns to 0, i.e. v BA drops to a local minimum, the S 3 is OFF and the S 1 is ON, and the second resonant loop (S 1 -Transducer-S 2 -L-S 1 ) is formed, further dropping the voltage of v BA . Similarly, as the current i L returns to zero again, the S 2 is OFF and the S 4 is ON, the last resonant loop (S 4 -L-S 1 -Transducer-C 2 -S 4 ) is formed, and the voltage v BA finally drops to the minimum value. Until now, the voltage flipping process per half cycle is completed. Then, after t 3 , the capacitor C P is charged negatively by negative current i P such that the node voltage at B decreases. Once it falls below zero voltage, the D 2 is turned on, and i P flows to the load R L via D 2 -Transducer-S 1 -L. The similar process occurs in the next negative half cycle but using different other two resonant loops due to the symmetrical operations. It should be noted that the capacitor C 1 (C 2 ) is charged (discharged) during the positive half cycle of i P and discharged (charged) during the negative half cycle, and so the voltages of v c1 and v c2 eventually attain a stable value. In addition, the switches S 1 -S 4 are sized the same, and so a constant-on time module can be used for the switch timing, which results in a simple controller. In our design, only two OR gates, two RS flip-flops and six constant-on time modules were used.
Experiment results
We designed the proposed circuit using 0.35 µm CMOS process. The simple model of the PE transducer as shown in Fig. 1 was used for simulation, in which i P ¼ 100 A Á sinð2f P Þ, f P ¼ 100 Hz, C P ¼ 19 nF, R P ¼ 600 kΩ. The load R L ¼ 70 kΩ and C L ¼ 500 nF. The capacitor C 1ð2Þ ¼ 500-nF. 4 shows the key waveforms of the triple-bias SSHI rectifier and their zoom-in views. The amplitude of the current i P is 100 µA initially, and it is changed to 70 µA after 2 s for the transient. Due to the capacitor voltages v c1 and v c2 are zero at t ¼ 0, the voltages gradually rise during the period of 0-1 s, and finally attain the stable voltage of 2.65 V around 1 s, i.e., at this point, absorbed (released) energy in C 1 (C 2 ) during the positive cycle is equal to released (absorbed) energy during the negative cycle. The zoom-in views of the waveforms during steady state operation are given in the box on the right side of the Fig. 4 . During the zero-crossing point of the current i P , the voltage v c1 is slightly increased as being charged, and the waveforms of the voltage v b and the current i L are as expected. 
Conclusion
A triple-bias SSHI rectifier for piezoelectric energy harvesting is presented. The proposed circuit is designed using a 0.35 µm CMOS process. The key advantage of the proposed design is simple and easy to integrate. The experimental results show that the performance of the circuit is better than that of the traditional SSHI circuit under the same excitation condition, which can effectively improve the voltage flip ratio for low quality factor of the resonant loop. 
